

Compal Confidential

CML-H MB Schematic Document


LA-J561P

Rev: 1.0

2020.02.26

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date: Wednesday, February 26, 2020	Rev 0.2
				Sheet 1 of 100	

Comet Lake H Block Diagram



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	CFU-H+2 Block Diagram	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D ENGINEERING SUPPORT CENTER AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR MAY THE INFORMATION IT CONTAINS BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			Docu Number	New	
			Customer	1.0	
			LA-1561P <i>Waiver by Release No. 58, 2009</i>		

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID /PCB Revision	Rb	V _{AD_BTD} min	V _{AD_BTD} TYP	V _{AD_BTD} Max	EC AD3
0 -> 0.1	0		0 V	0.300 V	0x00 - 0x13
1 -> 0.2	12K +/- 1%	0.347 V	0.354 V	0.36 V	0x14 - 0x1E
2 -> 0.3	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3 -> 0.4	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30
4 -> 0.5	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5 -> 0.6	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6 -> 0.7	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7 -> 0.8	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8 -> 0.9	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
9 -> 1.0	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10 -> 1.1	130K +/- 1%	1.849 V	1.865 V	1.881V	0x88 - 0x96
11 -> 1.2	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97 - 0xA4
12 -> 1.3	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF
13 -> 1.4	240K +/- 1%	2.316V	2.329V	2.343V	0x80 - 0xB7
14 -> 1.5	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15 -> 1.6	330K +/- 1%	2.521 V	2.533V	2.544 V	0xC0 - 0xC9
16 -> 1.7	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4
17 -> 1.8	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18 -> 1.9	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19 -> 2.0	NC	3.000 V	3.000 V		0xF1 - 0xFF

BOM Structure Table (1/2)

Function	Stuff	Note
Unit SKU	UMA@ DIS@	
Project SKU	15@ 17@	
CFL-H SKU	CPU1@ CPU2@ CPU3@	i5-9400H-R1 i9-9880H-R1 i9-9980HK-R1
DGPU SKU	N18G0@ N18G1@ N18G2@ N18G3@	
PCH SKU HM370	PCH1@	HM370 QNYF
N18 x SKU	GPU1@ GPU2@ GPU3@ GPU4@	1660Ti-G0-R1 2060-G1-R1 2070-G2-R1 2080-G3-R1
VRAM 6G	M6G@ S6G@	X7685138L01 X7685138L02
VRAM 8G	M8G@ S8G@	X7685138L03 X7685138L04
Intel RTD3	RTD3@ NORTD3@ ESPI@ LPC@ CMC@	
Debug	GSYNC@ NOGSYNC@ TBT@ CNVI@	
LAN Mode	8111H_SW@ 8111H_LDO@	IT8296 Control
FIN FPC	FIN1@ FIN2@	
OVRM	ON@ UPI@	NCP45491 US5650PQKI
ME Connector	ME@	
EMI Components	EMI@	@EMI@
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	NA		NA
DDI2	NA		NA
DDI3	NA		NA
eDP	Embedded Display		EDP_HPD

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 PORT 2
2	USB3.1 PORT 1
3	USB3.1 PORT 3
4	LED Controller IT8296
5	TBT TYPE-C
6	Camera
7	DP TYPE-C
8	
9	
10	
11	
12	
13	
14	WLAN+BT NGFF

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM3	0X52	0XA4	0XA3
PCH_SML0CLK PCH_SML0DATA	+3VS	NA			
PCH_SML1CLK PCH_SML1DATA	+3VS	EC	TBC	TBC	TBC

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1 EC_SMB_CK1 EC_SMB_DA1	+3VLP_EC	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		TBT	Reserved	TBC	TBC
SMBUS Port2 EC_SMB_CK2 EC_SMB_DA2	+3VS				
		PCH	TBC		
		GPU	0x9E/0x9F	TBC	TBC
SMBUS Port4 EC_SMB_CK4 EC_SMB_DA4	+3VS	Type-C PS8812			
		THERMAL	0x4D	0x9A	0x9B
		USB3.1 re-driver	0x29	0x52	0x53
		KB/LED Controller	0x1F	0x3E	0X3F
			TBC		


I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3VS	EC KB9542	TBC	TBC	TBC
I2C_1_SCL I2C_1_SDA	+3VS	Touch Pad	0x15	TBC	TBC

Voltage Rails

Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF








G3→S0

S0→S3

S3 →S0

S0→S5





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(1/8)DDI/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	6 of 100
				Rev	1.0

CHANNEL-A


Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(2/8)DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	7 of 100

CHANNEL-B


Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(3/8)DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date: Wednesday, February 26, 2020	Sheet 8 of 100


To DGPU
(reversed)





To DGPU
(reversed)




To PCH

To PCH








SVID ALERT



SVID DATA



571391_CFL_R_PDG_Rev0p5
1. The total length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
2. Route the Alert signal between the Clock and the Data signals.
3. Place those resistors close CPU side.



TMS/TDI pin CPU on-die termination





Table 2-13. PCI Express* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12 <td>13</td> <td>14</td> <td>15</td>	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted.
1 = (Default) Normal Operation;
0 = Stall.


CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
1 = Normal operation
0 = Lane numbers reversed.


CFG[4]: eDP enable:
1 = Disabled.
0 = Enabled.

CFG[6:5]: PCI Express* Bifurcation:
00 = 1 x8, 2 x4 PCI Express*
01 = reserved
10 = 2 x8 PCI Express*
11 = 1 x16 PCI Express*

CFG[7]: PEG Training:
1 = (default) PEG Train immediately following RESET# de assertion.
0 = PEG Wait for BIOS for training.


*CFG Pin Use CMC debug on DDX03 R02 Schematic.








I (Max) : 0.1 A(+1.2V_VCCSFR_OC)
 RON(Max) : 35 mohm
 Output PD R:250 ohm
 V drop : 0.003 V


+1.2V_VCCSFR_OC Load switch timing meet intel spec= 240µs




+1.0V_PRIM to +VCCST_S3



1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC15, RC16 should be placed within 2 inches (50.8 mm) of CPU






Comet Lake PCH-H HSIO Lane Assignments

- Up to 30 High-Speed I/O Lanes with Port Flexibility.






















1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	
USB 3.1 Gen 2 S0 #1	USB 3.1 Gen 2 S0 #2	USB 3.1 Gen 2 S0 #3	USB 3.1 Gen 2 S0 #4	USB 3.1 Gen 2 S0 #5	USB 3.1 Gen 2 S0 #6	USB 3.0 #7	USB 3.0 #8	USB 3.0 #9	USB 3.0 #10	PCie 3.0 #5	PCie 3.0 #6	PCie 3.0 #7	PCie 3.0 #8	PCie 3.0 #9	PCie 3.0 #10	SATA #0	SATA #1	SATA #1*	PCie 3.0 #14	PCie 3.0 #15	PCie 3.0 #16	PCie 3.0 #17	PCie 3.0 #18	SATA #5	SATA #6	PCie 3.0 #21	PCie 3.0 #22	PCie 3.0 #23	PCie 3.0 #24	
						PCie 3.0 #1		PCie 3.0 #3																						
X4						X2		X4		X2		X2		X4		X2		X4		X2		X4		X2		X4		X2		
No Remapping						No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		

- The 30 HSIO lanes on PCH-H supports the following configurations:
- Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - When a GbE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GbE (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
 - Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
 - Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
 - Up to 4 GbE Lanes
 - A maximum of 1 GbE Port (or device) can be enabled
 - Supports up to 3 Remapped (Intel Rapid Storage Technology) PCIe* storage devices
 - x2 and x4 PCIe* NVMe SSD
 - x2 Intel Optane? Memory Device
 - See the "PCI Express* (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel Rapid Storage Technology PCIe* storage support
 - For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel Flash Image Tool (FIT) tool.




PCH SKU													Note: SATA P0/P1 can be configured to PCIe* Ports 9/10 or 13/14																			
HM470	USB3.1	USB3.1	USB3.1	USB3.1	USB3.0	USB3.0	USB3.0	USB3.0	N/A	N/A	LAN Only	N/A	N/A	N/A	PCIe* LAN	PCIe* SATA	PCIe* SATA	PCIe* SATA	PCIe* SATA	PCIe*	PCIe*	PCIe* SATA	PCIe* SATA	PCIe*	PCIe*	PCIe* SATA	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PCH(1/8)DMI/PCIE/USB2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	14 of 100
				Rev	1.0







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(2/8)CLK/CNV/SD	
Size	Custom	Document Number	LA-J561P	Rev	
Date	Wednesday, February 26, 2020	Sheet	15	of	
E		E		100	





From SOC

From EC


SPI ROM 16M Byte





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PCH(3/8)DDC/SPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J561P
				Date:	Wednesday, February 26, 2020
				Sheet	16 of 100
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PCIE/SATA/USB3/eSPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-J561P	Rev	1.0
Date	Wednesday, February 26, 2020	Sheet	17	of	100










GPIO Group	Voltage
GPFA	LPC: 3.3V eSPI: 1.8V *
GPPB GPFC	3.3V
GPFD	1.8V for SOC_DMIC 3.3V for TR_DMIC *
GPPE GPPF	3.3V
GPPG	3.3V
GPPI GPPK	3.3V
GPPJ	3.3V Only
GPPK	1.8V Only
GPD	3.3V Only

Security Classification		Compal Secret Data	
Issued Date	2020/7/31	Deciphered Date	2020/7/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		PCH(7/8)Power	
Custom		Document Number	
Date		LA-J561P	
Wednesday, February 26, 2020		Rev 1.0	
Sheet		20 of 100	




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(8/8)GND/RSVD		
				Size	Document Number	Rev
				Custom	LA-J561P	1.0
				Date:	Wednesday, February 26, 2020	
				Sheet	21	of 100

CHANNEL-A

BOT REVERSE TYPE (4 mm)

Interleaved Memory


TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259


Layout Note:
Place near JDIMM1.258





Layout Note:
PLACE THE CAP near JDIMM1. 164





Layout Note:
Place near JDIMM1



Part Number:SP07001FYH0
Part Value:S SOCKET FOX_AS0A826-H4RB-7H 260P DDR4




For ECC DIMM



DIMM Side

CPU Side



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


CHANNEL-B

BOT

STD (4 mm)

Interleaved Memory

TOP: JDIMM3 CONN Non-ECC DIMM





PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM3.257,259



Layout Note:
Place near JDIMM3.258




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM3



Layout Note:
Place near JDIMM3




Part Number:SP07001CEA0
Part Value:S SOCKET FOX_AS0A826-H4SB-7H 260P DDR4










Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Deciphered Date	2020/7/31	Title	DDRIV_CHB: DIMM0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
							LA-J561P	1.0
						Date	Wednesday, February 26, 2020	Sheet 23 of 100



GC OFF 1.0 GPU Power ON/OFF










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Discontinued Date	2020/7/31	Item	N1RE(1/9) PCIe
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS TO BE KEPT STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS SHEET IS STRICTLY PROHIBITED AND WILL BE PUNISHED BY THE LAW.				Rev	1.0
				Drawn	LA-J561P
				Check	24 of 100









Security Classification		Compal Secret Data		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	N18E(7/9) GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS EMPLOYEES OR CONTRACTORS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
LA-J561P				Date	Wednesday, February 25, 2020
				Sheet	30 of 100



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-J561P
				Rev 1.0
				Date: Wednesday, February 26, 2020
				Sheet 31 of 100



FBVDDQ_GPU



Place under GPU

0.47UF_0201 X 48 pcs

10UF_0603 X 8 pcs

Place near GPU


22UF_0603 X 9 pcs

10UF_0603 X 4 pcs



330UF_B2 X 2 pcs

330UF_D3 X 1 pcs


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	GPU Decoupling_1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 26, 2020
				Sheet	39 of 100
				Rev	1.0



+1V8_AON / +1V8_MAIN



GC6 2.1 function



FOR GC6 2.1

	1V8_AON	1V8_MAIN	NVDD	PEXVDD	FBVDD
GC6 2.1	ON	OFF	OFF	OFF	ON
FGC6	ON	ON	OFF	ON	ON




Figure 6.11 FGC6 Block Diagram




Figure 5.6 Power-Up Sequence




Figure 5.7 Power-Down Sequence




Figure 6.12 GC6 2.1 Entry/Exit Sequence Timing Diagram





Figure 6.13 FGC6 Entry/Exit Timing Diagram


VRAM B



Security Classification	Compul Secret Data		TIN		Compul Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31			
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SET MAY NOT BE REPRODUCED OR THE CONTENT DISCLOSED WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. IF THIS SET OF ENGINEERING DRAWINGS IS REPRODUCED OR THE CONTENT DISCLOSED WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THE SET MAY BE REPRODUCED OR THE CONTENT DISCLOSED TO ANYONE WHO HAS BEEN GRANTED WRITTEN PERMISSION BY COMPUL ELECTRONICS, INC.						
Doc. GDDR6 B CH2 Rev. LA-1561P				Date: January 25, 2020 Sheet: 35 of 100		


VRAM C

SECURITY MAPPING		VRAM
Device ID	0000	000000
Device ID	0001	000001
Device ID	0002	000002
Device ID	0003	000003
Device ID	0004	000004
Device ID	0005	000005
Device ID	0006	000006
Device ID	0007	000007
Device ID	0008	000008
Device ID	0009	000009
Device ID	0010	000010
Device ID	0011	000011
Device ID	0012	000012
Device ID	0013	000013
Device ID	0014	000014
Device ID	0015	000015
Device ID	0016	000016
Device ID	0017	000017
Device ID	0018	000018
Device ID	0019	000019
Device ID	0020	000020
Device ID	0021	000021
Device ID	0022	000022
Device ID	0023	000023
Device ID	0024	000024
Device ID	0025	000025
Device ID	0026	000026
Device ID	0027	000027
Device ID	0028	000028
Device ID	0029	000029
Device ID	0030	000030
Device ID	0031	000031
Device ID	0032	000032
Device ID	0033	000033
Device ID	0034	000034
Device ID	0035	000035
Device ID	0036	000036
Device ID	0037	000037
Device ID	0038	000038
Device ID	0039	000039
Device ID	0040	000040
Device ID	0041	000041
Device ID	0042	000042
Device ID	0043	000043
Device ID	0044	000044
Device ID	0045	000045
Device ID	0046	000046
Device ID	0047	000047
Device ID	0048	000048
Device ID	0049	000049
Device ID	0050	000050
Device ID	0051	000051
Device ID	0052	000052
Device ID	0053	000053
Device ID	0054	000054
Device ID	0055	000055
Device ID	0056	000056
Device ID	0057	000057
Device ID	0058	000058
Device ID	0059	000059
Device ID	0060	000060
Device ID	0061	000061
Device ID	0062	000062
Device ID	0063	000063
Device ID	0064	000064
Device ID	0065	000065
Device ID	0066	000066
Device ID	0067	000067
Device ID	0068	000068
Device ID	0069	000069
Device ID	0070	000070
Device ID	0071	000071
Device ID	0072	000072
Device ID	0073	000073
Device ID	0074	000074
Device ID	0075	000075
Device ID	0076	000076
Device ID	0077	000077
Device ID	0078	000078
Device ID	0079	000079
Device ID	0080	000080
Device ID	0081	000081
Device ID	0082	000082
Device ID	0083	000083
Device ID	0084	000084
Device ID	0085	000085
Device ID	0086	000086
Device ID	0087	000087
Device ID	0088	000088
Device ID	0089	000089
Device ID	0090	000090
Device ID	0091	000091
Device ID	0092	000092
Device ID	0093	000093
Device ID	0094	000094
Device ID	0095	000095
Device ID	0096	000096
Device ID	0097	000097
Device ID	0098	000098
Device ID	0099	000099
Device ID	0100	000100




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Disclosed Date	2020/7/31	Item	GDDR6 C CH2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE PUNISHED BY THE LAW.					
Rev	1.0	Rev	1.0	Rev	1.0
LA-J561P		LA-J561P		LA-J561P	
Page	37	Page	37	Page	37

VRAM D (N18G1,N18G0 No Need)



Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2020/7/31	Declassified Date	2020/7/31	Title GDDR6 D CH2
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHOWN PARTS MUST BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DRAWING OFFICE TO THE CUSTODY OF THE CUSTOMER. THE CUSTOMER SHALL NOT REPRODUCE OR DISSEMINATE THE INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Size LA-1561P	Rev 1.0
			Sheet	38 of 100

Power Monitor(OVR-M)



OVR-M(OnSemi)




Table 13. Power Monitoring with OnSemi OVR-M

GPU TGP	Component Values				
	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

ON (X7678038L59)	
UG19	SA0000C9Q00
RG225, RG226	SD000000C00
RG222, RG228	SD034327080
RG242	SD000004200

Table 14. Power Monitoring with uPI OVR-M

GPU TGP	Component Values				
	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	487 Ω	127 Ω	324 kΩ	75 kΩ	1.0 nF
115W to 130W	487 Ω	143 Ω	324 kΩ	75 kΩ	1.0 nF
100W to 110W	487 Ω	165 Ω	324 kΩ	75 kΩ	1.0 nF
75W to 90W	487 Ω	215 Ω	324 kΩ	75 kΩ	1.0 nF
70W or lower	487 Ω	357 Ω	324 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

uPI (X7678038L60)	
UG19	SA0000CEV00
RG225, RG226	SD000000L80
RG222, RG228	SD000000180
RG242	SD034324880

Reference ORB R997 ,R923











Figure 1. Power Monitoring with OVR-M

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-J561P
				Rev
				1.0
				Date: Wednesday, February 26, 2020
				Sheet 39 of 100





SMBus Block Diagram




Close JEDP1 pin 33



Security Classification		Compal Secret Data		Compal Electronics, Inc. eDP / Camera	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-J561P
				Date:	Wednesday, February 26, 2020 Sheet 42 of 100




To GPU



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	HDMI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-J561P	1.0
				Date:	Wednesday, February 26, 2020	Sheet 43 of 100



5	4	3	2	1																																													
D				D																																													
C				C																																													
B				B																																													
A				A																																													
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td>Compal Electronics, Inc.</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td>LA-J561P</td></tr><tr><td colspan="4"></td><td>Rev</td></tr><tr><td colspan="4"></td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td colspan="2">Wednesday, February 26, 2020</td><td>Sheet</td></tr><tr><td colspan="2"></td><td colspan="2"></td><td>44 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size					Document Number					LA-J561P					Rev					1.0	Date:		Wednesday, February 26, 2020		Sheet					44 of 100
Security Classification		Compal Secret Data		Title																																													
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size																																													
				Document Number																																													
				LA-J561P																																													
				Rev																																													
				1.0																																													
Date:		Wednesday, February 26, 2020		Sheet																																													
				44 of 100																																													
5	4	3	2	1																																													

POWER








ALC3306


```
The AMP is 1.8V, so the DVDD should be 1.8V.
DVDD >= DVDDIO
```





Audio Jack (close Audio codec)



Security Classification		Compal Secret Data		GND		Compal Electronics, Inc.	
Issued Date		2020/7/31		Deciphered Date		2020/7/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	
						HD Audio Codec, ALC3268	
Size		Document Number		LA-J561P		Rev. 0.1	
Date:		Wednesday, February 26, 2020		Sheet		45 of 100	







Update Pull High Power Net Name_20190708

For Vendor suggests the RC can provide the device side MUX tolerance enough to 3.3V DC level or not.
RUS19, RUS20, RUS21 and RUS22 = 200kohm.
CUS11, CUS12, CUS15 and CUS16 = 0.33uF.



DC flat gain selection



Channel Enable




EQ selection




Waiting for Layout TLC to set up EQ anf Gain value.

Pre-channel \ Post-channel	less than 2inch		2inch to 4inch		up to 4inch	
	TX	RX	TX	RX	TX	RX
For PI3EQX1004/B1						
under 7inch	EQA=68kohm to GND FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Pull low to GND	EQA=68kohm to GND FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Pull low to GND	EQA=68kohm to GND FGA=Floating	EQB=Pull low to GND FGB=Pull low to GND
7inch to 9inch	EQA=Floating FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Floating	EQA=Floating FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Floating	EQA=Floating FGA=Floating	EQB=Floating FGB=Floating
up to 12inch	EQA=1kohm to VDD FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=1kohm to VDD	EQA=1kohm to VDD FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=1kohm to VDD	EQA=1kohm to VDD FGA=Floating	EQB=Floating FGB=1kohm to VDD



NGFF Wireless LAN / BT (Key E) [PCIE+USB/CNV]

For Power consumption Measurement




NGFF SSD1 (KEY M)

For Power consumption Measurement




NGFF SSD2 (KEY M)

For Power consumption Measurement




KEY E




Follow 566468_CNL_UY_PDQ_Rev073.pdf





KEY M for 15" only SSD







1129 symbol changed




Security Classification		Compal Secret Data		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE SHEET OR THE CONTENTS OF THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN(KEY E)/SSD(KEY M)	
				LA-J561P	
				Rev 1.0	
				Wednesday, February 26, 2020 10:00	








RJ-45 CONN.



EMI




EMI




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2020/7/31	Deciphered Date
2020/7/31	2020/7/31	LAN RTL8111H/RTL8107E
Size	Document Number	LA-J561P
C	Rev	1.0
Date	Wednesday, February 26, 2020	Sheet 50 of 100

THERMAL SENSOR For Smart Performance




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


GPU Fan



CPU Fan



SSD




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-J561P	1.0
Date: Wednesday, February 26, 2020				Sheet	51 of 100

Bom Structure


Coffee Lake-H CPU SKU




Cannn Lake PCH HM370




PCB



VRAM 6G




VRAM 8G




X4E_15




U3 GEN2 re-driver



Touch Pad





Icon LED



Nvidia GPU SKU




Keyboard




0911 update

Security Classification		Compal Secret Data		Compal Electronics, Inc.										
Issued Date		2020/7/31		Deciphered Date		2020/7/31		Title						
								KB/TP/LID/BOM S.						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev				
											LA-J561P			1.0
						Date: Thursday, February 27, 2020		Sheet	52 of 100					

Power BTN




DCIN LED




CPU Fan Control Circuit

Right Side




GPU Fan Control Circuit

Left Side




PCB

Screw Hole




Position Hole




Fiducial Mark

CPU/GPU Thermal Standoff




WLAN

SSD




DDR Shielding Clip




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	FAN/LED/PBTN/PCB PN/SCREWS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-J561P	Rev 0.3
				Date:	Wednesday, February 26, 2020
				Sheet	53 of 100

SATA HDD



from PCH



For Power consumption Measurement



SATA HDD Conn.



Equalizer control and program for channel A.

Internally tied to VDD/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.

Internally tied to VDD/2(M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Programmable output de-emphasis level setting for channel A.

Internally tied to VDD/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B.

Internally tied to VDD/2(M status).


B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

De-emphasis width setting for channel A & B.




Internally tied to VDD/2(M status).

DEW	DE pulse duration optimized for
M	SATA 6Gbp/s(default)
L	SATA 6Gbp/s
H	SATA 3Gbp/s


USB Charger from YOGA730 15



Down USB charger Iout ripple must under 20mA on DC S5




IO CONN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	USB3 Port 3 CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 26, 2020
				Sheet	55 of 100
				Rev	1.0

MB_USB3.1 Conn. (Port 1)



MB_USB3.1 Conn. (Port 2)




Security Classification		Compal Secret Data		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 26, 2020
				Sheet	56 of 100
				Rev	1.0


Titan Ridge SP - High Speed (CIO, USB and PCIe) Parts
















Polarity Reversal is allowed on CIO/USB/DP domains.
Need to be configured on NVM.

In case of unused high speed interface,
please leave pins open. No need for termination.

TR DP Configuration:
CIO x2 ports may be used
PCIe x4 lanes may be used
DPSRC x8 lanes may be used
USB 3.1 may be used (for debug only)
DPSRC may be used














Security Classification	2017/08/02	Compal Secret Data	2018/08/02	Title	Compal Electronics, Inc.
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	03
Date: Wednesday, February 28, 2020				Sheet	60 of 100



Main source:SC40000AT00
Footprint: ESD8011MUT5G_X3DFN2-2 (SC40000AR00 Footprint)




different from USB3.0 port's ESD






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.1 TypeC Conn	
Size		Document Number		Rev	
Date		Wednesday, February 26, 2020		Sheet 61 of 100	
LA-J561P		0.1			



EMI









different from USB3.0 port's ESD




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2020/7/31				Title			
Deciphered Date				2020/7/31				USB3.1 TypeC Conn			
Size				Document Number				LA-J561P			
Date				Wednesday, February 26, 2020				Sheet 62 of 100			
Rev				0.1							







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





1128 modify



Keyboard Backlight



Security Classification		Compal Secret Data			
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB LED IT8176 Size Document Number	Rev 1.0
				LA-J561P Date: Wednesday, February 25, 2020	Sheet 64 of 100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	65 of 100
				Rev	1.0

Note Color

Version change list (P.I.R. List)

FVT for HW

Item	Page	Modify List	Reason for change	Date
1	18	Add QH1 for ME_EN to HDA_SDOUT level shift	Add level shift for PCH and EC different power plan to solve audio device couldn't recognize	2019/09/06
2	57	Change RT15 and RT16 to 2.2K	Follow INTEL TBT SPEC	2019/09/06
3	41	UGV3 change part to SA00000H00	Follow GPU DDS function design	2019/09/10
4	47	RUS2, RUS4, RUS6, RUS8, RUS12, RUS14, RUS16, RUS18 change to 68K ohm	Follow vendor recommend to modify DC flat gain and EQ	2019/09/11
5	52	Change JDBG1 CONN to TWWM_FPC0510-06RP-TAGHA	For NPI test only	2019/09/11
6	42	Change EDP_I2CB_SCL and EDP_I2CB_SDA pull-up power from +3VS to +1V8_MAIN for reserved	For DDS panel design update from GPU vendor	2019/09/12
7	58	LT4 (SH0000MD00) change footprint to MAG_MND-04ABIR60M-XGL_2P	Follow DFB request for shift risk	2019/09/17
8	18	Add RH194 for reserved	For ME_EN reserved	2019/09/18
9	45	Change RA1.2 from +3VS to +1.8VS_DVDD_CODEC	Follow vendor recommend to change JHP1_PLUG_IN voltage divider +3VS to +1.8VS_DVDD_CODEC	2019/09/18
10	53	Add CLP12, CLP13, CLP14	For ME and RF request	2019/09/19
11	55	Add R84	For side USB charger PWR reserved	2019/09/23
12	56	Add R85 and change U46 EN signals to SYSON	For upper USB port S3 resume	2019/09/23
13	60	UPS1 pin28 and pin29 swap	For PS8812 SMBUS signals modify	2019/09/23
14	47	Change RUS4 and RUS8 to 1K ohm	Follow vendor recommend to modify DC flat gain and EQ	2019/09/24
15	42	Change EDP_I2CB_SCL and EDP_I2CB_SDA to pull-up +1.8VS	Follow Nvidia vendor recommend to modify	2019/09/26
16	60	Change QPS1A to QPS2	Update location	2019/09/26
17	41, 48	Change RV74 and R29 to pop	For DDS PWM function control from EC	2019/09/27
18	63	Add R86 and R87 to BOM control +3VS/+5VS	For Soucer ask to implement new UL module	2019/09/27
19	65	Change JUMP location name from JP3V1 to JP18V1	For naming update	2019/10/02
20	56	Add CT2 0402 8.2P capacitor	For RF request	2019/10/02
21	63	Remove R86 and R87	For UL module use +5VS only	2019/10/02
22	63	RBL8 change 0402 to 0603 0 ohm	For LED power source requirement	2019/10/02
23	63	R65, R70, R69 change to 0805 and resistance update	For vendor recommend to change it	2019/10/02
24	17	Add RH195 0402 0 ohm	For debug reserved	2019/10/04
25	60	Remove QPL1 and change to UPS2 related circuit	For UPS1 1.2V power switch modify	2019/10/04

Note Color

Version change list (P.I.R. List)

SIT for HW

Item	Page	Modify List	Reason for change	Date
1	60	Add RPS32 and change CPS25 to 10uF	For PS8812 debug to modify and reserved	2019/10/21
2	57	Add RT230 pull up to +3.3V_TBT_SX, RT13 change to pop-pop, RT15 change to pop-pop and RT16 change to TBT@	For TBT RTD3 debug and updated	2019/10/24
3	34	Add CG623 and CG624 for reserved	For GPU 1.8V dual load switch reserved	2019/11/5
4	20	Change RH136 from 0603 to 0805	For PCH +1.8V_PRIM power	2019/11/6
5	18	Change RH66 to Pull down	Follow INTEL CML-H PCH-H design specifaicon	2019/11/7
6	18	Change ME_EN related circuit	Follow previous project design	2019/11/7
7	17	Add RH196 PU to +3VS	Add SATA_LED net pull up circuit	2019/11/7
8	50	Change TL1 to SPOS0006P00	For thermal interference to change transformer type	2019/11/14
9	16, 19, 49, 52	Change PCH GPP_B3 connect to BT_ON & TP_INT connect to GPP_C15	Follow INTEL instruction to modify for BT native error recovery method issue	2019/11/14
10	48	Modify UD_SWF pull up to +5VALW	For MR sensor vendor recommend	2019/11/21
11	16	Change RH32 and RH33 to 100K pull up	Follow INTEL CML-H ESD REV1P0 to modify	2019/11/21
12	17, 19	Add RH197 and RH198 for HDMI_HPD_PCH	For BIOS request to reserved that connect to GPP_K19	2019/11/21
13	19	Add RH199 and RH200 for DDS strap	For BIOS request to add the DDS strap	2019/11/21
14	50	TL1 signals swap	For Layout Routing	2019/11/25
15	19	Add RH201 and RH202 for GPU_ID2 strap	For BIOS request to add the GPU_ID2	2019/11/25
16	49	RW23 change to PD	For CNVI check list modify	2019/11/25
17	18	Add QH5, RH203 and RH204 level shift circuit	For SMBUS level shift to separate +3VALW and +3VS	2019/11/26
18	49	RS2 and RS4 change to 0805	For SSD1 and SSD2 power source optimization	2019/11/26
19	20	RH115 change to 0603 reserved	For PCH internal 1.8V modify	2019/11/26
20	16	Change RC41~RC49 from 33 hom to 56 ohm	For INTEL Design Guide update	2019/11/26
21	14, 21	Change UH1 footprint to CML-H_BGA_874P-T	Follow COMPAL ORB schematics	2019/11/26
22	15, 49	Change RH205, RH206, RWS, RW10 to 22ohm and RH30 to 20Kohm	Follow CNVI check list to update	2019/11/27
23	18	Remove QH5, RH203 and RH204 level shift circuit	Follow COMPAL ORB	2019/11/27
24	18	Change RH71 to 8.2K	Follow INTEL documents	2019/11/28
25	48	Change R24 to 33ohm	Follow INTEL documents	2019/11/28
26	63	Change JFINL1 and JFINR1 CONN to SP01002X400	Follow ME request to modify	2019/11/28
27	42, 53	Add CT3 and CV308	Follow RF request to add capacitors	2019/11/28
28	42	JEDP1 pin34 modify to +1.8VS	For solve +1.8VALW OVP issue and change DMIC power source	2019/12/3
29	61, 62	Add CT291-CT294	For solve TYPEC issue	2019/12/4
30	48	Add R87	For EC Prochot pin issue	2019/12/4
31	50	Change RL14-RL17 from 0402 to 0603	For EMI request	2019/12/5
32	55	Change R65, R69, R70 to 0 ohm	For U lighting design modify	2019/12/5
33	59, 61, 62	Add C293-C296 and modify C291, C292, C129, C130 to 0603	For solve TYPEC issue	2019/12/5
34	63	Change RH66, RH67 and RH71 to 3.9K	For customer request	2019/12/20
35	42	Change RH189 and RH190 to pop-pop	For NV vendor recommend	2019/12/20

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OR REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev. 1.0	
LA-J561P				Date: Wednesday, February 26, 2020 Sheet 66 of 100	

Note Color

Version change list (P.I.R. List)

MP for HW

Item	Page	Modify List	Reason for change	Date
1	63	Add RBL72 0603 0ohm	Add 0ohm to improve FIN lighting issue	2020/02/03
2	63	Delete QBL1, QBL3, RBL10, RBL12 and RBL14	Remove components for FIN lighting PWR	2020/02/03
3	63	Change R64, R68, R72 from 22ohm to 3ohm 0603 resistors	Fine tune for FIN lighting	2020/02/04
4	63	Remove RBL5	Fine tune for FIN lighting	2020/02/05
5	63	Delete R65,R69 and R70 0ohm to short RGB signals directly	Fine tune for U lighting	2020/02/06
6	64	Change KBID0/KBID1 to UBL1 pin5.pin6	Not support Keyboard Audio Lighting Mode	2020/02/12
7	63,64	Add Q7,Q8,Q9 to control FIN Lighting directly from UBL1 pin53.pin54.pin55	Follow LD request to modify it	2020/02/12
8	63	UBL2 modify the SPL_R_CONN, SPL_G_CONN, SPL_B_CONN to UBL1 SPL_R, SPL_G, SPL_B controlled by 3 pins.	Increase U lighting signals strength	2020/02/12
9	63	Add R88,R89,R90 and net name SPL_R_CONN_R, SPL_G_CONN_R, SPL_B_CONN_R	Increase FIN lighting signals strength	2020/02/20
10	64	Delete RBL70,RBL71 and QBL2	Not support Keyboard Audio Lighting Mode	2020/02/25
11	64	Change KBID0/KBID1 to UBL1 pin54.pin55	For KB function change back	2020/02/25
12	63	Delete Q7,Q8,Q9,R88,R89,R90 and change R64, R68, R72 connect to UBL2	Fine tune for FIN lighting	2020/02/25

Security Classification

Compul Secret Data

Issued Date2020/7/31Deciphered Date2020/7/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.

Compul Electronics, Inc.

P.I.R-HW

LA-J561P


Rev1.0

Worksheet, February 26, 2020Sheet 67 of 100

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>miniDP</td></tr><tr><td colspan="2">Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td colspan="2"></td><td colspan="2">LA-J561P</td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td colspan="2">Wednesday, February 26, 2020</td><td>Sheet 68 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP	Size		Document Number		Rev			LA-J561P		1.0	Date:		Wednesday, February 26, 2020		Sheet 68 of 100
Security Classification		Compal Secret Data		Title																														
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP																														
Size		Document Number		Rev																														
		LA-J561P		1.0																														
Date:		Wednesday, February 26, 2020		Sheet 68 of 100																														
5	4	3	2	1																														

Security Classification	Compal Secret Data			<div> <div>Compal Electronics, Inc.</div> <div>miniDP</div> </div>	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-J561P
				Date:	Wednesday, February 26, 2020
				Sheet	69 of 100

5	4	3	2	1																																													
D				D																																													
C				C																																													
B				B																																													
A				A																																													
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td><i>LA-J561P</i></td></tr><tr><td colspan="4"></td><td>Rev</td></tr><tr><td colspan="4"></td><td>1.0</td></tr><tr><td colspan="4"></td><td>Date: Wednesday, February 26, 2020</td></tr><tr><td colspan="4"></td><td>Sheet 70 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size					Document Number					<i>LA-J561P</i>					Rev					1.0					Date: Wednesday, February 26, 2020					Sheet 70 of 100
Security Classification	Compal Secret Data			Title																																													
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size																																													
				Document Number																																													
				<i>LA-J561P</i>																																													
				Rev																																													
				1.0																																													
				Date: Wednesday, February 26, 2020																																													
				Sheet 70 of 100																																													
5	4	3	2	1																																													



Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	miniDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-J561P	Rev 1.0
				Date:	Wednesday, February 26, 2020	Sheet 71 of 100

5	4	3	2	1																											
D				D																											
C				C																											
B				B																											
A				A																											
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="3" rowspan="2">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td><td>Document Number</td></tr><tr><td></td><td><i>LA-J561P</i></td></tr><tr><td colspan="3"></td><td>Date:</td><td>Wednesday, February 26, 2020</td></tr><tr><td colspan="3"></td><td>Sheet</td><td>72 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number		<i>LA-J561P</i>				Date:	Wednesday, February 26, 2020				Sheet	72 of 100
Security Classification	Compal Secret Data			Title																											
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																											
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number																											
				<i>LA-J561P</i>																											
			Date:	Wednesday, February 26, 2020																											
			Sheet	72 of 100																											
5	4	3	2	1																											

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td>Compal Electronics, Inc.</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>miniDP</td></tr><tr><td colspan="2">Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td colspan="2"></td><td colspan="2">LA-J561P</td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td colspan="2">Wednesday, February 26, 2020</td><td>Sheet 73 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP	Size		Document Number		Rev			LA-J561P		1.0	Date:		Wednesday, February 26, 2020		Sheet 73 of 100
Security Classification		Compal Secret Data		Title																														
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP																														
Size		Document Number		Rev																														
		LA-J561P		1.0																														
Date:		Wednesday, February 26, 2020		Sheet 73 of 100																														
5	4	3	2	1																														

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td>Compal Electronics, Inc.</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>miniDP</td></tr><tr><td colspan="2">Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td colspan="2"></td><td colspan="2">LA-J561P</td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td>Wednesday, February 26, 2020</td><td>Sheet</td><td>74 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP	Size		Document Number		Rev			LA-J561P		1.0	Date:		Wednesday, February 26, 2020	Sheet	74 of 100
Security Classification		Compal Secret Data		Title																														
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP																														
Size		Document Number		Rev																														
		LA-J561P		1.0																														
Date:		Wednesday, February 26, 2020	Sheet	74 of 100																														
5	4	3	2	1																														

5	4	3	2	1																																													
D				D																																													
C				C																																													
B				B																																													
A				A																																													
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>miniDP</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td><i>LA-J561P</i></td></tr><tr><td colspan="4"></td><td>Rev</td></tr><tr><td colspan="4"></td><td>1.0</td></tr><tr><td colspan="4"></td><td>Date: Wednesday, February 26, 2020</td></tr><tr><td colspan="4"></td><td>Sheet 75 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>miniDP</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size					Document Number					<i>LA-J561P</i>					Rev					1.0					Date: Wednesday, February 26, 2020					Sheet 75 of 100
Security Classification	Compal Secret Data			Title																																													
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>miniDP</i>																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size																																													
				Document Number																																													
				<i>LA-J561P</i>																																													
				Rev																																													
				1.0																																													
				Date: Wednesday, February 26, 2020																																													
				Sheet 75 of 100																																													
5	4	3	2	1																																													

5	4	3	2	1																																													
D				D																																													
C				C																																													
B				B																																													
A				A																																													
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>miniDP</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td><i>LA-J561P</i></td></tr><tr><td colspan="4"></td><td>Rev</td></tr><tr><td colspan="4"></td><td>1.0</td></tr><tr><td colspan="4"></td><td>Date: Wednesday, February 26, 2020</td></tr><tr><td colspan="4"></td><td>Sheet 76 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>miniDP</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size					Document Number					<i>LA-J561P</i>					Rev					1.0					Date: Wednesday, February 26, 2020					Sheet 76 of 100
Security Classification	Compal Secret Data			Title																																													
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>miniDP</i>																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size																																													
				Document Number																																													
				<i>LA-J561P</i>																																													
				Rev																																													
				1.0																																													
				Date: Wednesday, February 26, 2020																																													
				Sheet 76 of 100																																													
5	4	3	2	1																																													

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td>Compal Electronics, Inc.</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>miniDP</td></tr><tr><td colspan="2">Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td colspan="2"></td><td colspan="2">LA-J561P</td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td>Wednesday, February 26, 2020</td><td>Sheet</td><td>77 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP	Size		Document Number		Rev			LA-J561P		1.0	Date:		Wednesday, February 26, 2020	Sheet	77 of 100
Security Classification		Compal Secret Data		Title																														
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Compal Electronics, Inc.																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP																														
Size		Document Number		Rev																														
		LA-J561P		1.0																														
Date:		Wednesday, February 26, 2020	Sheet	77 of 100																														
5	4	3	2	1																														


5	4	3	2	1																											
D				D																											
C				C																											
B				B																											
A				A																											
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="3" rowspan="2">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td><td>Document Number</td></tr><tr><td></td><td><i>LA-J561P</i></td></tr><tr><td colspan="3"></td><td>Date:</td><td>Wednesday, February 26, 2020</td></tr><tr><td colspan="3"></td><td>Sheet</td><td>78 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number		<i>LA-J561P</i>				Date:	Wednesday, February 26, 2020				Sheet	78 of 100
Security Classification	Compal Secret Data			Title																											
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																											
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number																											
				<i>LA-J561P</i>																											
			Date:	Wednesday, February 26, 2020																											
			Sheet	78 of 100																											
5	4	3	2	1																											

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>miniDP</td></tr><tr><td colspan="2">Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td colspan="2"></td><td colspan="2">LA-J561P</td><td>1.0</td></tr><tr><td colspan="2">Date:</td><td>Wednesday, February 26, 2020</td><td>Sheet</td><td>79 of 100</td></tr></table>					Security Classification		Compal Secret Data		Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP	Size		Document Number		Rev			LA-J561P		1.0	Date:		Wednesday, February 26, 2020	Sheet	79 of 100
Security Classification		Compal Secret Data		Title																														
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				miniDP																														
Size		Document Number		Rev																														
		LA-J561P		1.0																														
Date:		Wednesday, February 26, 2020	Sheet	79 of 100																														
5	4	3	2	1																														




5	4	3	2	1																																													
D				D																																													
C				C																																													
B				B																																													
A				A																																													
<div><table><tr><td>Security Classification</td><td colspan="3">Compal Secret Data</td><td>Title</td></tr><tr><td>Issued Date</td><td>2020/7/31</td><td>Deciphered Date</td><td>2020/7/31</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td><i>LA-J561P</i></td></tr><tr><td colspan="4"></td><td>Rev</td></tr><tr><td colspan="4"></td><td>1.0</td></tr><tr><td colspan="4"></td><td>Date: Wednesday, February 26, 2020</td></tr><tr><td colspan="4"></td><td>Sheet 80 of 100</td></tr></table></div>					Security Classification	Compal Secret Data			Title	Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size					Document Number					<i>LA-J561P</i>					Rev					1.0					Date: Wednesday, February 26, 2020					Sheet 80 of 100
Security Classification	Compal Secret Data			Title																																													
Issued Date	2020/7/31	Deciphered Date	2020/7/31	<i>Compal Electronics, Inc.</i>																																													
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size																																													
				Document Number																																													
				<i>LA-J561P</i>																																													
				Rev																																													
				1.0																																													
				Date: Wednesday, February 26, 2020																																													
				Sheet 80 of 100																																													
5	4	3	2	1																																													

Y750 Power
Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-J561P	Rev 0.2
				Date: Wednesday, February 26, 2020	Sheet 81 of 100






PH201 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR- BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y750
				Date:	Wednesday, February 26, 2020
				Sheet	82 of 100
				Rev	0.2

****Design Notes****
 For 65 /90W system, 351P/352P battery
 Maximum Charging current 3A
 Maximum Battery discharge power 5W
 #Register Setting
 1. D112 bit2 set 1 (default 0) to enable turbo boost function
 2. Disable turbo when AC only
 #Circuit Design
 1. ILLIM pull high voltage need base on 3/5V enable control
 2. Use 7K7 choke and 3K3 H/L side MOSFET
 Charge current: 3A
 Power loss: 1.79W (R/S=0.227W, L/S=1.273W, Choke=0.297W)
 Power density: 0.63 (333616)
 #Protect function
 1. ACDRV : VCC voltage > 24V
 2. Charger timeout : No communication within 175s(default)
 3. AOC : 3.33 X input current DAC setting (default:Disable)
 4. CHOCOP : based on charge current setting
 5. BATOV : 103-106s
 6. BATLOW : 2.6V
 7. TSBUT : 155C
 8. IFAULT RT : 750mV (default:Disable)
 9. IFAULT LOW : 230mV (default)

PNOW:
 BQ24780 need contact capacitor to GND
 BQ24780S need contact the pull down resistance (RSD)



Vin Detector		
	Min.	Typ
L-->H	17.16V	17.63V
H-->L	16.76V	17.22V
VILIM = 20*VILIMRsr		
ILIM = 3.3*100/(316+100)/20/0.01		
= 3.966 A		

Module model information
 BQ24780_V5.mdd for dual layer

(Common Part)
Choke 4.7uH SH00000YC00

POK need pull high, it will pull high on VS transfer circuit

$$V_{out1} = 2V * (1 + 30.9k/20k) = 5.09V$$

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> +3VALW/+5VALW	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision Document Number	Rev 0.2
				Date: Wednesday, February 26, 2020	Sheet 84 of 100

```
Module model information
RT8207P_single_V3.mdd For Single layer
RT8207P_dual_V3.mdd For Dual layer
```

```
Module model information
RT8207P_single_V3.mdd For Single layer
RT8207P_dual_V3.mdd For Dual layer
```

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.


0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A

```

Mode  Level  +0.675VSP  VTTREF_1.35V
S5    L      off      off
S3    L      off      on
S0    H      on       on


```

Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	RT8207P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Size	Document Number	Rev
				Custom		0.2
Date:				Wednesday, February 26, 2020	Sheet	85 of 100


SY8286_V2_single.mdd
SY8286_V2_dual.mdd



SY8288_V2_single.mdd
SY8288_V2_dual.mdd




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> SY8286		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.2
				Date:	Wednesday, February 26, 2020	Sheet 86 of 100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	APL5930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 26, 2020
				Sheet	87 of 100
				Rev	0.2

Module model information
NCP81205_H42_V6A.mdd for IC portion
NCP81205_H42_V6B.mdd for SW portion



SW	H42(45W)	
VR		
TDC@VCCORE	56A	
IcMax@VCCORE	68A	
OC@VCCORE	75A	
TDC@VGT	39A	
IcMax@VGT	54A	
OC@VGT	61A	
TDC@VCCSA	10A	
IcMax@VCCSA	11A	
OC@VCCSA	16.5A	
Fsw	600KHz	
DCR	0.5mohm	<1%





VCCSA:
H42: $I_{OCMAX}SA = 11A$ $R_{ICOMAX}SA = 34.8K \rightarrow PR109$
 $R_{ICOMAX}SA = I_{OCMAX} \times 2V / 10uA / 64A$
H42: $I_{OUTSP}SA = 11A$ $R_{IOUTSP}SA = 19.6K \rightarrow PR102$
 $R_{IOUTSP} = 2V / (gm \times (R_{th} + R_{CSBP}) + I_{OCMAX} \times DCR) / (R_{HSP} + R_{th} + R_{CSBP})$
H42: $OCPSA = 16.5A$ $R_{LIMSP}SA = 8.45K \rightarrow PR101$
 $R_{LIMSP} = 1.3V / (gm \times (R_{th} + R_{CSBP}) + I_{OUTLIMIT} \times DCR) / (R_{HSP} + R_{th} + R_{CSBP})$
Load line@SA= 9.1m
 $R_{DRPS}SA = 1.4K \rightarrow PR95$
 $R_{DRPS} = \text{Load line} \times (R_{HSP} + R_{th} + R_{CSBP}) / (gm \times DCR) / (R_{th} + R_{CSBP})$

CML-H82 (45W) baseline
IA: Max current=148A, loadline=1.1mohm,
GT: 0~1.52V, Max current=32A, loadline=2.7mohm
SA: 0~1.52V, Max current=11A, loadline=10.3mohm
OCP
IA: 168A
GT: 40A
SA: 16.5A
OVP
DAC=370mV

VCCGT:
H42: $OCPRGT = 61A$ $R_{LIMGT} = 16.2K \rightarrow PR130$
 $R_{LIM} = I_{OUTLIMIT} \times \text{Load line} / 10$
H42: $I_{OCMAXGT} = 54A$ $R_{ICOMAX2ph} = 42.2K \rightarrow PR150$
 $R_{ICOMAX2ph} = (I_{OCMAX2ph} \times 2V) / (10uA \times 256A)$
H42: $I_{OUTGT} = 54A$ $R_{IOUTGT} = 24.9K \rightarrow PR126$
 $R_{IOUT} = 2 \times R_{LIM} / (10 \times I_{OUTICOMAX} \times \text{Load line})$
H42: Load line@GT= 2.65m $R_{PHGT} = 75K \rightarrow PR139, PR141, PR144$
Load line= $(R_{CS2} + (R_{CS1} \times R_{th}) / (R_{CS1} + R_{th})) \times I_{OUTTOTAL} \times DCR / R_{PH}$

VCCORE:
H42: $OCPRVcore = 75A$ $R_{LIMVcore} = 13.7K \rightarrow PR129$
 $R_{LIM} = I_{OUTLIMIT} \times \text{Load line} / 10$
H42: $I_{OCMAXVcore} = 68A$ $R_{ICOMAX2ph} = 52.3K \rightarrow PR154$
 $R_{ICOMAX2ph} = (I_{OCMAX2ph} \times 2V) / (10uA \times 256A)$
H42: $I_{OUTVcore} = 68A$ $R_{IOUTVcore} = 22.6K \rightarrow PR120$
 $R_{IOUT} = 2 \times R_{LIM} / (10 \times I_{OUTICOMAX} \times \text{Load line})$
H42: Load line@Vcore= 1.8m $R_{PHVcore} = 113K \rightarrow PR135, PR137, PR140$
Load line= $(R_{CS2} + (R_{CS1} \times R_{th}) / (R_{CS1} + R_{th})) \times I_{OUTTOTAL} \times DCR / R_{PH}$

NCP81205 Operating Frequency $f_{osc} = 97.6K$
I/A, GT and SA are 600KHz




Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title NCP81215 PowerStage						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR REPRODUCED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										
Date	(Document Number)			Rev.						
				R001		B0		of 10		

VCC_CORE Place on CPU Back Side @ V09
22U_0603 *23 pcs+ 10U_0201*30 pcs


SIT(Y730, Y740)
22U_0603 *12 pcs+ 10U_0201*48 pcs


VCC_GTT Place on CPU Back Side @ V09
22U_0603 * 16 pcs +10U_0201* 20pcs



Y750
22U_0603 *19 pcs+ 10U_0201*48 pcs
10U_0402 * 42 pcs





Config	
Vmin	0.3
Vmax	1.3
Vboot	0.8
R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	309
C	4.7n







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-NVDD2	
Size	Document Number			Rev	0.2
Date:	Wednesday, February 26, 2020	Sheet	83	of	100





N18E-G3
+NVVDD
220uF X 8
560uF X 3
330uF X 1
47uF_0603 X 3
22uF_0603 X 11
10uF_0402X 22
1uF_0201 X 111
10uF_0603 X 3

N18E-G2
+NVVDD
470uF X 2
330uF X 6
47uF_0603 X 3
22uF_0603 X 4 +7
10uF_0402X 22
1uF_0201 X 94 +17
10uF_0603 X 3


Reserve
N17E-G3
+NVVDD
470uF X 11
47uF_0805 X 3
10uF_0603X 27
4.7uF_0603 X 11
1uF_0402 X 65

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVVDD		Varies	185 X 0.47uF (0201W X65) 23 X 10uF (0603 X65) 4 X 22uF (0805 X65) 3 X 47uF (0805 X65)	2 X 470uF (Poscap)
FBVDDQ (GPU side) ¹		1.25V	48 X 0.47uF (0201 X65)	7 X 10uF (0603 X65)
		1.35V	5 X 10uF (0603 X65)	9 X 22uF (0603 X65)
		1.5V		
		1.55V		






SY8288_V2_single.mdd
SY8288_V2_dual.mdd



Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF C&I MANAGEMENT SYSTEMS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<i>PWR 1.0V DGPU</i> Sheet Document Number	
			Date:	Wednesday, February 26, 2020
			Sheet	97 of 102

RT9297_V1.mdd

Add a switch circuit to turn off the +12V_VIN if need.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR- 12V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.2
				Custom	LA-J561P	
				Date:	Wednesday, February 26, 2020	Sheet

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	2512 size is X1 code	92	PR1301 & PR1302 From 0.005_2512_1% change to 0.005_1206_1%	9/25	SIV
2	Refresh GPU, VRAM Voltage change	95	Add BOM Structure GPUR@ (PRW119 = 11.8k , PRW124 = 20k , PRW125 = 180k)	9/25	SIV
3	Sourcer suggest	91	PCV1 From SE068221J80 (220P 25V J NPO 0402) change to SE082221J80 (220P 50V J NPO 0402) PC303 From SE025102J80 (1000P 50V J X7R 0603) change to SE025102K80 (1000P 50V K X7R 0603)	9/27	SIV
4	EMI suggest		PL501 , PLZ1 , PLZ2 , PL203 & PL204 From SMO1000U600 (5A_Z80_0805_2P) change to SMO1000EJ00 (HCB2012KF-221T30_2P) Add PLZ3 & PL206 (SMO1000EJ00, HCB2012KF-221T30_2P) Add PCZ112 , PC333 , PC334 , PC335(SE074471K80 ,470P_0402_50V7K) Change PR316 from 0 ohm to 2.2_0603_5% Mount PC306.(SE074152K80 1500P_0402_50V7K) PJ701 Change to PL701 (SMO1000EJ00, HCB2012KF-221T30_2P) Add PC209 , PC210(0.01U_0402_50V7K)	9/27	SIV
5	RTCVTT change, For CML	82	PR208 change to 0_0603_5% , Unmount PR209	9/27	SIV
6	CPU Test result	88	Change PR136 from 165K_0402 to 143K_0402 , Change PR139 from 78.7K_0402 to 90.9K_0402	10/14	SIV
7	Auto PSI function	91	Change PRV88 from 20K_0402 to 24.9K_0402 , Change PRV89 from 10K_0402 to 13.3K_0402	10/14	SIV
8	DCR sense fine tuning	95	Change PRW102, PRW110 from 2.26K_0402 to 2.7K_0402	10/14	SIV
9	Uniform size	96	Change PR9812,PR9813 from 0_0201 to 0_0402_5%	11/29	SIT
10	RF suggest	84,85,98	Add PC1211 , PC421 & PC527 , (10P_0402_50V8J)	11/29	SIT
11	CPU Test result , Part count reduce	90	Unmount PC900,PC902,PC930	12/03	SIT
12	For CPU PRPCHOT issue	83	Unmount PR351, PC318	12/04	SIT
13	Part count reduce	83,88,90,95,98	PR90 , PR94 , PR107 , PR111 , PR114 , PR117 , PRV1 , PRV7 , PRV9 , PRV11 , PRV13 , PRV17 PRW114 , PRW135 , PRW131 , PRW135 , PRW141 , PR1209 , PR1210 , PR348 , PR 349 From 0_0402_5% change to R-short.	2020/01/17	SVT
14	Part count reduce	95, 96	PR9812, PR9813, PRW79, PRW100, PRW95, PRW99, PRW117, PRW118, PRW123, PR208, PR412 ,PR413, PR701, PR715 , PR1807 , PR1502 From 0_0402_5% change to R-short.	2020/01/20	SVT
15	Part count reduce		PR103,PR322,PR352,PR354,PR414,PRV28,PRW105,PRW136,PRW141,PR1055,PR317 From 0_0402_5% change to R-short.	2020/02/25	SVT
16	Cost Down	83	Unmount PQ314 , PQ315 ,PR338	2020/02/25	SVT
16	For ACS5 ID pin issue	82	Unmount PR207 , Mount PR211	2020/02/26	SVT

